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Abstract. A high current matching over full-swing and 
low-glitch charge pump (CP) circuit is proposed. The cur-
rent of the CP is split into two identical branches having 
one-half the original current. The two branches are con-
nected in source-coupled structure, and a two-stage ampli-
fier is used to regulate the common-source voltage for the 
minimum current mismatch. The proposed CP is designed 
in TSMC 0.18µm CMOS technology with a power supply of 
1.8 V. SpectreRF based simulation results show the mis-
match between the current source and the current sink is 
less than 0.1% while the current is 40 µA and output swing 
is 1.32 V ranging from 0.2 V to 1.52 V. Moreover, the 
transient output current presents nearly no glitches. The 
simulation results verify the usage of the CP in PLLs with 
the maximum tuning range from the voltage-controlled 
oscillator, as well as the low power supply applications. 
Keywords 
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1. Introduction 
The charge pump (CP) based phase-locked loop 
(PLL) shown in Fig. 1 includes a phase frequency detector 
(PFD), a CP, a low pass filter (LPF), a voltage controlled 
oscillator (VCO), and a divider (DIV) [1]. The PFD detects 
phase error between reference clock fREF and feedback 
clock fDIV. The CP converts the detection errors UP (DN) 
into current ICP to charge (discharge) the LPF until a target 
frequency fVCO. Then, tuning voltage Vtune keeps constant 
and the phase error is close to zero, which means the loop 
in lock. 
One of the most important design issues of the CP-
PLL is spurious tones dominated by non-idealities of the 
CP including static current mismatch and dynamic glitches. 
Static current mismatch could be improved by increasing 
output resistance of the CP [2] or by using replica biasing 
technique [3]-[4]. However, dynamic glitches are difficult 
to be fully removed since they are created by time-varying 
effects such as charge sharing. Several works tried to re-
duce dynamic glitches as far as possible [5]-[9]. A differ-
ential CP circuit proposed in [5] needs four voltage buffers 
and large capacitors, which unavoidably consumes large 
area and power, and so do the CPs in [6] and [7]. A tech-
nique proposed in [8] eliminates dynamic glitches at the 
price of decreasing operational frequency of the CP. 
Though a very simple and effective CP circuit is suggested 
in [9], output resistance of the CP may be not enough so 
that static current mismatch is deteriorated when output 
swing of the CP comes to full swing. Based on the disad-
vantages, a high current matching over full swing and low-
glitch CP circuit is proposed. This paper is organized as 
follows. In Section 2, non-idealities of the CP upon spuri-
ous tones are analyzed. The proposed CP circuit is intro-
duced in Section 3. In Section 4, simulation results are pre-
sented. Finally, this work is concluded in Section 5. 
 
Fig. 1.  The common structure of CP based PLL. 
 
Fig. 2.  Non-idealities of CP upon spurious tones. 
2. Non-idealities of the CP 
A standard CP and its non-idealities upon spurious 
tones are shown in Fig. 2 with the assumption that the LPF 
is substituted by a capacitor C. Transistors M1, M2 act as 
switches controlled by UP and DN respectively, and M3 
and M4 act as current source of Isource and current sink of 
Isink biased by Vbiasp and Vbiasn. When the CP-PLL is in lock, 
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UP and DN present short pulses with a width of τdelay and 
a period of τREF used to remove dead-zone of the PFD [10]. 
Then, static current mismatch and dynamic glitches cause 
an output current of ΔI to inject into capacitor C, and hence 
result in output spectrum of the PLL presenting spurious 
tones at ±n  fREF, where n is positive integer. 
2.1 Static Current Mismatch 
Assuming current source of Isource is smaller than cur-
rent sink of Isink with a mismatch of Imis, and the average 
current of the CP is ICP. Then 
  s s,mis sink ource sink ource CPI I I I I I    .  (1) 
When CP-PLL is in lock, average value of the Vtune would 
keep constant. Thus the average charge injecting into the C 
is zero, which leads to a timing mismatch of τmis between 
the UP and the DN. As shown in Fig. 3, the τmis should 
meet 
 ( )mis CP mis delay misI I      .   (2) 
As the Imis is very small (e.g., 0.4%), the τmis is ignorable 
compared with the τdelay. Then, the value of the τmis is 
 mis mis delay CPI I   .  (3) 
 
Fig. 3.  Static current mismatch upon tuning voltage. 
Therefore, the Vtune suffers ripples in a period of τREF. For 
instance, from 0 to τmis, the ΔI equaling Isource charges the C 
which causes the Vtune to rise from the stable value V0, and 
to reach its peak V0 +ΔVtune at the time τmis. Then the ΔI 
equaling the Imis discharges the C from τmis to τdelay, which 
result in the Vtune decreasing to the stable value V0 again at 
the time τdelay. The periodical ripples of the Vtune would 
directly modulate the oscillation frequency of a VCO. 
In s-domain, when a step current of ICP  u(t) injects 
into the C, the Vtune would be 
 1( ) CPtune
IV s
s s C
   .  (4) 
The initial value of the Vtune is Vtune (0) = V0. By use of 
inverse Laplace transforms, the peak value of the Vtune is 
 , 0( ) CPtune peak tune mis mis
IV V V
C
     .  (5) 
According to (3) and (5), the magnitude of the ripples 
ΔVtune is 
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The τdelay is so small that the ripples could be regarded 
as a pulse function of g(t) having average amplitude: 
2tuneV  from (n - 1)  τREF to (n - 1)  τREF + τdelay. The DC 
and the fundamental component of the g(t) are calculated 
as 
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Thus, the output of the VCO could be approximated as 
 0( ) cos 2 ( ) 2 REFVCO VCO DC VCOV t A K V g t K g t       (9) 
where A is the amplitude of the output of the VCO. 
According to (9), the frequency offset ΔfVCO and the 
spurious tones at (fVCO + ΔfVCO) ± fREF are 
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and, spurious tones at ±n·fREF could be obtained by 
calculating the nth harmonic component of the g(t) [11]. 
Based on the discussions, the spur level of the CP-
PLL is proportional to the Imis. Low level of the spur makes 
the design of the CP challengeable, especially when the 
output voltage of the CP comes to full-swing. Moreover, 
the Imis could affect the oscillation frequency of a VCO, 
which leads to the phase noise being deteriorated. Besides, 
low value of the τdelay is preferred for low spur level. How-
ever, as the affection of the dynamic glitches, low value of 
the τdelay may affect the stability of the CP-PLLs. 
2.2 Dynamic Glitches 
Ideal output current of the CP during phase lock is 
shown in Fig. 4(a) when static mismatch is considered. In 
fact, the ΔI undergoes glitches at the moment when the M1 
(M2) is switched on or off, as is shown in Fig. 4(b). The 
dynamic glitches could decrease current matching of the 
CP. Besides, the τdelay is so small that the dynamic glitches 
may increase the gain of the CP and hence result in the CP-
PLL unstable [12]. There are two mechanisms that cause 
the ΔI to present glitches. The first is the charge injection 
from the charge stored in the channels of M1 and M2, and 
the second is charge sharing from nodes A1 and A2 when 
M1 and M2 is switched on or off. At the moment 0, the UP 
is changed to high logic, and hence M1 is turned on. 
A downward current glitch of Iglitch1 is firstly generated by 
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charge being pulled off from the node B, namely, from the 
drain to the gate of M1, in order to form the inversion layer. 
Assuming the amount of the charge is Q1, the gate-drain 
capacitor and voltage of M1 are CGD, M1 and VGD, M1. Then 
 
1 11 1 , ,glitch GD M GD M
I dQ dt C dV dt   . (12) 
As the capacitor at the node B is very larger than that at the 
drain of M1, the dVD,M1/dt could be ignored compared with 
the dVG,M1/dt . Thus, equation (12) is approximated as 
 
1 11 , ,glitch GD M G M
I C dV dt  . (13) 
Since the dVG,M1/dt is large at the rising edge of the UP, the 
Iglitch1 is large. Then, an upward glitch follows the Iglitch1 
caused by charge sharing. Before the time 0, M1 is off and 
VA1 ≈ VDD. Once the M1 is on, VA1 is pulled down to VB. 
Thus, charge sharing occurs and the glitch is proportional 
to dVA1/dt. Assuming the gate-source capacitor of the M1 
and the capacitor at the node A1 are CGS, M1 and CA1. Then 
    1 1 11 , , , 1A G M GS M GS M AdV dt dV dt C C C   . (14) 
This glitch is large as CGS,M1 nearly equals CGD,M1. Dynamic 
glitches at the other moments are the same as the moment 
0. 
 
Fig. 4.  Qualitative description of dynamic current glitches. 
Giving the voltage variation caused by the dynamic 
glitches is ΔV. Then, equation (6) could be rewritten as 
 mis delay
tune delay
I
V V K V
C
           (15) 
where K is the gain of the CP without the dynamic glitches. 
Then, the gain Ke considering the dynamic glitches is 
 
e tune delay delayK V K V      .  (16) 
Equation (16) indicates the Ke caused by dynamic glitches 
could be very large with a small value of the τdelay. As loop 
bandwidth is proportional to the gain of the CP, the 
stability of the CP-PLL may be broken. 
In summary, non-idealities of the CP are discussed in 
this section. The spur level is proportional to Imis, τdelay, and 
dynamics glitches. Dynamic glitches caused by switching 
actions are proportional to voltage derivation at the gate of 
the M1 (M2) during rising (falling) edge. Moreover, the 
glitches in CP could result in the CP-PLL unstable. All of 
these above discussed demonstrate the significance of a CP 
with high current matching and low-glitch characteristics. 
3. Proposed Charge Pump Circuit 
An existing CP circuit proposed in [9] could improve 
the dynamic glitches by using resistors, which is simply 
presented in Fig. 5(a) and explained by combining with the 
proposed CP circuit in this section. However, as the current 
matching is proportionally to the output resistor of the CP 
as shown in Fig. 5(b), the static current mismatch of this 
CP may be serious when the output voltage comes to the 
rails since the output resistor is even lower than a classical 
cascade structure. For instance, when UPb=0 and DN=0 
  IBIBMOUT RRRRR  4 . (17) 
As the RM4 and the R is ignorable compared with RIB. then,  
 2OUT IBR R . (18) 
RIB is the resistor of the IB, which is realized by cascade 
current mirror. The contribution of this study is to widen 
the output swing of this CP circuit to full swing. 
   
(a)                                                             (b) 
Fig. 5.  The existing low glitch CP (a) circuit, and (b) static 
current mismatch. 
 
Fig. 6.  The proposed high current matching and low-glitch CP 
circuit. 
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The complete circuit diagram of the proposed CP is 
shown in Fig. 6, which is driven by a differential PFD with 
complementary outputs of UP (UPb) and DN (DNb). We 
describe the principle of the current sink Isink only, and the 
principle of the current source Isource is the same as the Isink. 
The reference bias current IB equals ICP/2. Transistor 
M2 is two times the M1, and M4,5,6 are two times the M3. 
Hence, mirror current in branches of M2,4,5,6 is ICP. As M9 is 
two times the M7, the current in branch of M9 is 2·ICP. Isink 
is split into two identical branches realized by M12,13 con-
nected in source-coupled structure, and each branch has 
a current of 0.5 ICP. Thus, Isink equals ICP which flows out 
through the node OUT when Isink conducts. A voltage 
buffer A1 connected between the nodes OUT and REF is 
used to set VOUT equaling VREF, and a resistor R1 is con-
nected between the nodes CPN1 and CPN2. How the pro-
posed CP circuit to solve the dynamic glitches and the 
static current mismatch is explained by 
 Dynamic glitches suppression 
When M14 is switched on, VCPN2 and VCPN1 are driven 
to VREF - VDS,M14 and VREF - VDS,M14 - 0.5 ICPR1 respectively. 
When M15 is switched on, VCPN1 is driven to VOUT - VDS,M15 
while VCPN2 is dropped to VOUT - VDS,M15 - 0.5 ICPR1. Thus, 
ΔVCPN1 = VOUT - VREF - VDS,M15 + VDS,M14 + 0.5 ICPR1. As VOUT 
equals VREF by use of the voltage buffer A1, and VDS,M15 is 
well matched with VDS,M14, ΔVCPN1 becomes 0.5 ICPR1 inde-
pendent of the pulse signals of DN and DNb. So does 
ΔVCPN2. Therefore, the affections of the dynamic sources 
such as charge sharing are suppressed. 
 Static current mismatch reduction 
A common-gate and common-source amplifier 
realized by M10 and M11 is used to regulate VCM1 for large 
output resistor ROUT. Assuming the gain of the two-stage 
amplifier is A, then ROUT of the CP is 
  13 13 9 13 13 9(2 ) 2OUT M o o M o oR A g r r A g r r        .(19) 
ROUT based on (19) is increased by 2·A times than that of 
the cascade structure. Thus, the current mismatch is re-
duced. For instance, when VCM1 increases, Isink would be 
larger than ICP. However, the amplifier would decrease the 
gate voltage of both M12 and M13 to force down the VCM1. 
By well-designing of the CP, the high current matching 
property over full-swing could be obtained as discussed as 
follows. 
Two issues should be concerned in design of the CP 
circuit. In order to maximize the output swing, when no 
load connected to the node OUT, VCM1, after running a DC 
simulation, should be set as low as possible while not drive 
M9 to work in linear region. Then, VOUT of a voltage source 
connected to the node OUT could be very low at the mo-
ment of Isink decreasing. As is shown in Fig. 7, when the 
overdrive voltage VDR of the M9 is 0.12 V, VOUT has the 
minimum voltage of 0.21 V when VCM1 is decreased from 
0.3 V to 0.16 V, which means the CP has the maximum  
output swing. Fortunately, a low value of VCM1 is allowed 
since it is feedback to the source of the M10 rather than the 
gate as proposed in [2]. On the other hand, as a negative 
feedback loop is formed, stability of the CP should be 
cared. In Isink, there are three high resistance nodes along 
the feedback path: the nodes CM1, A1 and A2. The pole at 
CM1 is high frequency pole, and the poles at A1 and A2 are 
dominant poles as the resistance at the node CM1 is very 
smaller. A Miller capacitor Cm with value of 0.3 pF con-
nected between A1 and A2 is used to realize pole splitting. 
Consequently, Isink with only a dominant pole is stable. 
Transient curves of Isink with and without Cm are shown in 
Fig. 8. Isink without Cm presents ripples which are effective 
to the current glitches. 
 
Fig. 7.  The cross voltage of VOUT when Isink decreases. 
 
Fig. 8.  Transient current sink Isink with and without Cm. 
 
Comp. Sizes(µm) Comp. Sizes(µm) Comp. Sizes(µm) 
M1 2·4/4 M11 10·4/1 M23 64·4/1 
M2,16,17,18 4·4/4 M12,13 2/1 M24,25 4·2/1 
M3,4,5,6 30·4/1 M14,15 2/0.18 M26,27 2·2/0.18 
M7 5·2/1 M19 16·4/1 R1,2 1 (kΩ) 
M8,9,10 10·2/1 M20,21,22 32·4/1 R3,4 4 (kΩ) 
Tab. 1.  Sizes of components used in Fig. 6 (Cm = 0.3 pF, 
IB = 20 µA). 
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4. Simulation Results 
In this section, the CP shown in Fig. 6 is implemented 
in TSMC 0.18µm CMOS technology. Sizes of components 
used in Fig. 6 are shown in Tab. 1. The performances of 
the CP with 40µA output current are simulated and dis-
cussed by SpectreRF, which include the static current mis-
match over full-swing, the transient output current, and the 
working principle during locking process. 
 Static current mismatch 
An ideal voltage source is connected at the node 
OUT. The UP and the DN are set to high logic. Then, the 
static current mismatch could be tested by simulating the 
current at the drains of M15 and M27 while VOUT is changed 
from 0 to 1.8 V. The simulation results shown in Fig. 9 
indicate the maximum current mismatch between Isource and 
Isink is less than 40 nA when VOUT ranges from 0.2 V to 
1.52 V. Thus, the output swing of the CP could be as high 
as 1.32 V while the mismatch is within 0.1%. 
 
Fig. 9.  SpectreRF simulated static current mismatch. 
 Transient output current 
We simulate the transient Isink only and the case in the 
Isource is the same. The UP (UPb) is set to low (high) logic, 
and the DN (DNb) is with 2 ns pulse width in a frequency 
of 100 MHz. Besides, the rising time and the falling time 
of the DN (DNb) is 100 ps. Then, the transient Isink is 
evaluated by simulating the current in the transistor M15. 
The simulation results shown in Fig. 10 indicate that the 
transient current glitches are less than 20 µA, which is 
much less the existing CPs as highlighted in [7]. Moreover, 
the proposed CP circuit is with the switches at the drains of 
the current mirror transistors and the transient current is 
always conducted, which is steered from the left to the 
right based on the status of DN (DNb) [13], [14]. Thus, this 
structure gives faster switching time while it has low 
glitches in comparison with the works in [2], [3], [7]. 
 Simulated working principle  
A load capacitor connected to the node OUT is used 
to simulate the function of the CP circuit, which has the 
initial voltage of 0.9 V and the value of 10 pF. Firstly, both 
the UP (UPb) and the DN (DNb) are set with the same 
pulse width 2 ns and the frequency of 100 MHz, the simu-
lation result presented in Fig. 11 shows the voltage on 
capacitor holds on the level of initial voltage 0.9 V. While 
the UP (UPb) leads to the DN (DNb) 2 ns, the output cur-
rent equaling Isource 40 µA charges the capacitor and leads 
to the voltage on the capacitor rising step by step. The 
maximum voltage is 1.756 V. On the other hand, while the 
UP (UPb) lags behind the DN (DNb) 2 ns, the output cur-
rent equaling Isink discharges through the capacitor. Hence, 
the voltage would decrease step by step and the minimum 
voltage is 50 mV. These simulation results verify the usage 
of the proposed CP circuit in PLLs. 
 
Fig. 10.  SpectreRF based simulated transient Isink. 
 
Fig. 11.  Output voltage of the charge pump. 
 
 
Ref. 
Tech 
(µm) 
Power 
(V) 
Output 
Swing (V) 
Current 
Mismatch 
Dynamic 
glitches Speed 
[2] 0.18 1.8 0.5~1.2 0.1% Medium Medium 
[3] 0.25 2.5 0.25~2.2 1% Medium Medium 
[4] 0.18 1.2 0.1~1.1 0.5% Medium Medium 
[5] 0.35 3.3 0.2~3 3% Low Fast 
[9] 0.13 1.2 — — Low Fast 
This 0.18 1.8 0.2~1.52 < 0.1% Low Fast 
Tab. 2.  Comparisons between this design and the existing ones. 
In summary, this section proposes a high performance 
CP circuit. Then, the simulation results are given to dem-
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onstrate the design. By the way, a comparison between this 
work and the others is shown in Tab. 2, in which the me-
dium switch speed is because the CP circuits are based on 
the source-switching structure [15]. The medium glitch is 
because charge sharing or charge injection is still existed. 
5. Conclusion 
A high performance CP circuit is proposed in this pa-
per. The proposed CP circuit benefits perfectly current 
matching and dynamic glitches suppression. The affections 
of the non-idealities of the CP upon spurious tones have 
been theoretically analyzed with the assumption that the 
LPF is based on a capacitor. The complete CP circuit is 
designed in TSMC 0.18µm CMOS technology and is veri-
fied by SpectreRF simulator. The state-of-the-art in Tab. 2 
shows this design may be useful for high current matching 
over full-swing, low glitch, and fast switching CPs. 
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